

# LC<sup>2</sup>MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs

## AD7776/AD7777/AD7778\*

### **FEATURES**

AD7776: Single Channel AD7777: 4-Channel AD7778: 8-Channel

Fast 10-Bit ADC: 2.5 μs Worst Case

+5 V Only

**Half-Scale Conversion Option** 

Fast Interface Port Power-Down Mode

APPLICATIONS HDD Servos Instrumentation

### **GENERAL DESCRIPTION**

The AD 7776, AD 7777 and AD 7778 are a family of high speed, multichannel, 10-bit ADCs primarily intended for use in R/W head positioning servos found in high density hard disk drives. They have unique input signal conditioning features that make them ideal for use in such single supply applications.

By setting a bit in a control register within both the four-channel version, AD 7777, and the eight-channel version, AD 7778, the input channels can either be independently sampled or any two channels of choice can be simultaneously sampled. For all versions the specified input signal range is of the form  $V_{BIAS} \pm$ V<sub>SWING</sub>. However, if the RTN pin is biased at, say, 2 V the analog input signal range becomes 0 V to +2 V for all input channels. This is covered in more detail under the section Changing the Analog Input Voltage Range. The voltage V<sub>BIAS</sub> is the offset of the ADC's midpoint code from ground and is supplied either by an onboard reference available to the user (REFOUT) or by an external voltage reference applied to REFIN. The full-scale range (FSR) of the ADC is equal to 2 V<sub>SWING</sub> where V<sub>SWING</sub> is nominally equal to REFIN/2. Additionally, when placed in the half-scale conversion mode, the value of REFIN is converted. This allows the channel offset(s) to be measured.

C ontrol register loading and ADC register reading, channel select and conversion start are under the control of the  $\mu P.$  The twos complemented coded ADCs are easily interfaced to a standard 16-bit MPU bus via their 10-bit data port and standard microprocessor control lines.


The AD7776/AD7777AD7778 are fabricated in linear compatible CM OS (LC<sup>2</sup>M OS), an advanced, mixed technology process that combines precision bipolar circuits with low power CM OS logic. The AD7776 is available in a 24-pin SOIC package; the AD7777 is available in both 28-pin DIP and 28-pin SOIC packages; the AD7778 is available in a 44-pin PQFP package.


### \*Protected by U.S. Patent No. 4,990,916.


### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### **FUNCTIONAL BLOCK DIAGRAMS**







# 

Parameter	A Versions <sup>1</sup>	Units	Conditions/Comments
DC ACCURACY Resolution <sup>2</sup> Relative Accuracy Differential Nonlinearity Bias Offset Error Bias Offset Error Match Plus or Minus Full-Scale Error Plus or Minus Full-Scale Error Match	10 ±1 ±1 ±12 10 ±12 10	Bits LSB max LSB max LSB max LSB max LSB max LSB max	See T erminology N o M issing C odes; See T erminology See T erminology B etween C hannels, AD 7777/AD 7778 Only; See T erminology See T erminology B etween C hannels, AD 7777/AD 7778 Only; See T erminology
AN ALOG INPUTS Input Voltage Range All Inputs Input Current	V <sub>BIAS</sub> ± V <sub>SWING</sub> +200	V min/V max μA max	$V_{IN} = V_{BIAS} \pm V_{SWING}$ ; Any Channel
REFERENCE INPUT REFIN REFIN Input Current	1.9/2.1 +200	V min/V max μA max	For Specified Performance
REFERENCE OUTPUT REFOUT DC Output Impedance Reference Load Change	1.9/2.1 5 ±2 ±5	V min/V max Ω typ mV max mV max	N ominal REFOUT = 2.0 V   For Reference Load Current Change of 0 to $\pm 500~\mu A$ For Reference Load Current Change of 0 to $\pm 1~mA$ Reference Load Should N ot Change D uring Conversion
Short Circuit Current <sup>3</sup>	20	mA max	See T erminology
LOGIC OUTPUTS DB0-DB9, BUSY/INT VoL, Output Low Voltage VoH, Output High Voltage Floating State Leakage Current Floating State Capacitance <sup>3</sup> ADC Output Coding	0.4 4.0 ±10 10 T wos C omplement	V max V min μA max pF max	$I_{SINK}=1.6 \text{ mA}$ $I_{SOURCE}=200  \mu\text{A}$
LOGIC INPUTS DB0-DB9, CS, WR, RD, CLKIN Input Low Voltage, V <sub>INL</sub> Input High Voltage, V <sub>INH</sub> Input Leakage Current Input Capacitance <sup>3</sup>	0.8 2.4 10 10	V max V min μA max pF max	
CONVERSION TIMING Acquisition Time  Single Conversion Double Conversion  t <sub>CLKIN</sub> t <sub>CLKIN</sub> High t <sub>CLKIN</sub> Low	4.5 t <sub>CLKIN</sub> 5.5 t <sub>CLKIN</sub> + 70 14 t <sub>CLKIN</sub> 28 t <sub>CLKIN</sub> 125/500 50 40	ns min ns max ns max ns max ns min/ns max ns min ns min	See T erminology  Period of Input Clock CLKIN M inimum H igh T ime for CLKIN M inimum Low T ime for CLKIN
POWER REQUIREMENTS  V <sub>CC</sub> Range I <sub>CC</sub> , Normal Mode I <sub>CC</sub> , Power-Down Mode Power-Up Time to Operational Specifications	+4.75/+5.25 15 1.5	V min/V max mA max mA max µs max	For Specified Performance $\overline{CS} = \overline{RD} = +5 \text{ V}, \text{ CR8} = 0$ $\text{CR8} = 1. \text{ All Linear Circuitry OFF}$ From Power-Down Mode
DYNAMIC PERFORMANCE Signal to Noise and Distortion S/(N+D) Ratio Total Harmonic Distortion (THD) Intermodulation Distortion (IMD) Channel-to-Channel Isolation	-57 -60 -75	dB min dB min dB typ	See T erminology $\begin{split} V_{IN} &= 99.88 \text{ kHz Full-Scale Sine W ave with } f_{\text{SAMPLING}} = 380.95 \text{ kHz} \\ V_{IN} &= 99.88 \text{ kHz Full-Scale Sine W ave with } f_{\text{SAMPLING}} = 380.95 \text{ kHz} \\ f_{0} &= 103.2 \text{ kHz, fb} = 96.5 \text{ kHz with } f_{\text{SAMPLING}} = 380.95 \text{ kHz. Both Signals Are Sine W aves at Half-Scale Amplitude} \\ V_{IN} &= 100 \text{ kHz Full-Scale Sine W ave with } f_{\text{SAMPLING}} = 380.95 \text{ kHz} \end{split}$

-2-REV. 0

NOTES  $^1\text{T}$  emperature range as follows: A = -40°C to +85°C.  $^2\text{1 LSB} = (2 \times \text{V}_{\text{SWING}})/1024 = 1.95 \text{ mV}$  for  $\text{V}_{\text{SWING}} = 1.0 \text{ V}$ .  $^3\text{G}$  uaranteed by design, not production tested.

Specifications subject to change without notice.

## $\hline \textbf{1MING SPECIFICATIONS}^{1,\ 2} (v_{cc} = +5\ V \pm 5\%\ ; \ \text{AGND} = \ \text{DGND} = 0\ V; \ \text{all specifications}\ T_{MIN}\ \text{to}\ T_{MAX}\ \text{unless otherwise noted.})$

Parameter	Label	Limit at T <sub>MIN</sub> to T <sub>MAX</sub>	Units	Test Conditions/Comments
INTERFACE TIMING				
$\overline{\mathrm{CS}}$ Falling Edge to $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ Falling Edge	t <sub>1</sub>	0	ns min	
$\overline{WR}$ or $\overline{RD}$ Rising Edge to $\overline{CS}$ Rising Edge	t <sub>2</sub>	0	ns min	
WR Pulse Width	t <sub>3</sub>	53	ns min	
CS or RD Active to Valid Data <sup>3</sup>	t <sub>4</sub>	60	ns max	Timed from Whichever Occurs Last
Bus Relinquish Time after $\overline{ m RD}^4$	t <sub>5</sub>	10	ns min	
•	_	45	ns max	
D ata Valid to $\overline{ m WR}$ Rising Edge	t <sub>6</sub>	55	ns min	
D ata Valid after WR Rising Edge	t <sub>7</sub>	10	ns min	
WR Rising Edge to BUSY Falling Edge	t <sub>8</sub>	1.5 t <sub>CLKIN</sub>	ns min	CR9 = 0
		2.5 t <sub>CLKIN</sub> + 70	ns max	
WR Rising Edge to BUSY Rising Edge or				
INT Falling Edge	t <sub>9</sub>	19.5 t <sub>CLKIN</sub> + 70	ns max	Single Conversion, $CR6 = 0$
	t <sub>10</sub>	33.5 t <sub>CLKIN</sub> + 70	ns max	Double Conversion, CR6 = 1
$\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ Falling Edge to $\overline{\mathrm{INT}}$ Rising Edge	t <sub>11</sub>	60	ns max	CR9 = 1

#### NOTES

Specifications subject to change without notice.




Figure 1. Read Cycle Timing




Figure 2. Write Cycle Timing




Figure 3. BUSY/INT Timing




Figure 4. Load Circuit for Bus Timing Characteristics

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>See Figures 1 to 3.

 $<sup>^2</sup>$ T iming specifications in **bold** print are 100% production tested. All other times are guaranteed by design, not production tested. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

 $<sup>^3</sup>$ t<sub>4</sub> is measured with the load circuit of Figure 4 and defined as the time required for an output to cross 0.8 V or 2.4 V.

<sup>&</sup>lt;sup>4</sup>t<sub>5</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 4. The measured time is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time t<sub>5</sub> quoted above is the true bus relinquish time of the device and, as such, is independent of the external bus loading capacitance.

### **ABSOLUTE MAXIMUM RATINGS\***

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{CC}$ to AGND or DGND0.3 V, +7 V
$\underline{AGND}$ , $\underline{RTN}$ to $\underline{DGND}$ 0.3 V, $\underline{V_{CC}}$ + 0.3 V
$\overline{\text{CS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , CLKIN, DB0-DB9,
$\overline{\mathrm{BUSY}}/\overline{\mathrm{INT}}$ to D G N D0.3 V, V <sub>CC</sub> + 0.3 V
Analog Input Voltage to AGND0.3 V, $V_{CC}$ + 0.3 V
REFOUT to AGND
REFIN to AGND
O perating T emperature R ange
All Versions40°C to +85°C
Storage T emperature Range65°C to +150°C
Junction Temperature+150°C
DIP Package, Power Dissipation 875 mW
$\theta_{IA}$ T hermal Impedance
L'ead T emperature, Soldering (10 sec) +260°C

SOIC Packages, Power Dissipation	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
PQFP Package, Power Dissipation	500 mW
θ <sub>JA</sub> T hermal Impedance	95°C/W
L'ead T'emperature, Soldering	
Vapor Phase (60 sec)	
Infrared (15 sec)	+220°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7776/AD7777/AD7778 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




### **PIN CONFIGURATIONS**


### 24-Pin SOIC



### 28-Pin DIP & SOIC



### 44-Pin PQFP



### ORDERING GUIDE

Model	Temperature Range	No. of Channels	Package Option <sup>1</sup>
AD 7776AR <sup>2</sup>	-40°C to +85°C	1	R-24
AD 7777AN	-40°C to +85°C	4	N -28
AD 7777AR <sup>2</sup>	-40°C to +85°C	4	R-28
AD 7778AS <sup>2</sup>	-40°C to +85°C	8	S-44

VOTES

 ${}^{1}R = SOIC, N = Plastic DIP, S = PQFP.$ 

 $<sup>^2</sup>$ Analog D evices reserves the right to ship devices branded with a J in place of the A, e.g., AD 7776JR instead of AD 7776AR . T emperature range remains  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  .

### PIN FUNCTION DESCRIPTION

Mnemonic	Description
V <sub>cc</sub>	+5 V Power Supply.
AGND	Analog Ground.
DGND	Digital Ground. Ground reference for digital circuitry.
DB0-DB9	Input/Output Data Bus. This is a bidirectional data port from which ADC output data may be read and to which control register data may be written.
BUSY/INT	Busy/Interrupt Output. Active low logic output indicating A/D converter status. This logic output has two modes of operation depending on whether location CR9 of the control register has been set low or high:  If CR9 is set low, then the BUSY/INT output will behave as a BUSY signal. The BUSY signal will go low and stay low for the duration of a single conversion, or if simultaneous sampling has been selected, BUSY will stay low for the duration of both conversions.  If CR9 is set high, then the BUSY/INT output behaves as an INTERRUPT signal. The INT signal will go low and remain low after either a single conversion is completed or after a double conversion is completed if simultaneous sampling has been selected. With CR9 high, the falling edge of WR or RD resets the INT line high.
$\overline{\text{CS}}$	Chip Select Input. The device is selected when this input is low.
WR	Write Input (A ctive L ow). It is used in conjunction with $\overline{\text{CS}}$ to write data to the control register. Data is latched to the registers on the rising edge of $\overline{\text{WR}}$ . Following the rising edge of $\overline{\text{WR}}$ , the analog input is acquired and a conversion is started.
$\overline{\text{RD}}$	Read Input (Active Low). It is used in conjunction with $\overline{\mathrm{CS}}$ to enable the data outputs from the ADC registers.
A <sub>IN</sub> 1-8	Analog Inputs 1–8. The analog input range is $V_{BIAS} \pm V_{SWING}$ where $V_{BIAS}$ and $V_{SWING}$ are defined by the reference voltage applied to REFIN. Input resistance between any of the analog input pins and AGND is 10 k $\Omega$ or greater.
REFIN	Voltage Reference Input. The AD 7776/AD 7777/AD 7778 are specified over a voltage reference range of 1.9 V to 2.1 V with a nominal value of 2.0 V. This REFIN voltage provides the $V_{BIAS}$ and $V_{SWING}$ levels for the input channel(s). $V_{BIAS}$ is equal to REFIN and $V_{SWING}$ is nominally equal to REFIN/2. Input resistance between this REFIN pin and AGND is 10 k $\Omega$ or greater.
REFOUT	Voltage Reference Output. The internal voltage reference, which is nominally 2.0 V and can be used to provide the bias voltage ( $V_{BIAS}$ ) for the input channel(s), is provided at this pin.
CREFIN	Reference Decoupling Capacitor. A 10 nF capacitor must be connected from this pin to AGND to ensure correct operation of the high speed ADC.
RTN	Signal Return Path for the input channel(s). Normally RTN is connected to AGND at the package.

## CIRCUIT DESCRIPTION ADC Transfer Function

For all versions, an input signal of the form  $V_{BIAS} \pm V_{SWING}$  is expected. This V<sub>BIAS</sub> signal level operates as a pseudo ground to which all input signals must be referred. The V<sub>BIAS</sub> level is determined by the voltage applied to the REFIN pin. This can be driven by an external voltage source or, alternatively, the onboard 2 V reference, available at REFOUT, can be used. The magnitude of the input signal swing is equal to V<sub>BIAS</sub>/2 (or REFIN/2) and is set internally. With a REFIN of 2 V, the analog input signal level varies from 1 V up to 3 V i.e., 2  $\pm$  1 V. Figure 5 shows the transfer function of the ADC and its relationship to  $V_{BIAS}$  and  $V_{SWING}.$  The half-scale twos complement code of the ADC, 000 H ex (00 0000 0000 Binary), occurs at an input voltage equal to  $V_{BIAS}$ . The input full-scale range of the ADC is equal to 2 V<sub>SWING</sub>, so that the Plus Full-Scale transition (1FE to 1FF) occurs at a voltage equal to  $V_{BIAS} + V_{SWING} - 1.5 LSBs$ and the minus full-scale code transition (200 to 201) occurs at a voltage  $V_{BIAS} - V_{SWING} + 0.5 LSBs$ .




Figure 5. ADC Transfer Function

REV. 0 -5-

### **CONTROL REGISTER**

The control register is 10-bits wide and can only be written to. On power-on, all locations in the control register are automatically loaded with 0s. For the single channel AD 7776, locations CR0 to CR6 of the control register are "don't cares." For the quad channel AD 7777, locations CR2 and CR5 are "don't cares." Individual bit functions are described below.

**CRO-CR2:** Channel Address Locations. Determines which channel will be selected and converted for single channel operation. For simultaneous sampling operation CRO-CR2 holds the address of one of the two channels to be sampled.

### AD 7776

CR2	CR1	CR0	Function
Χ*	Χ	Χ	Select A <sub>IN</sub> 1
*X = [	on't Ca	re	

### AD7777

CR2	CR1	CR0	Function
Χ*	0	0	Select A <sub>IN</sub> 1
Χ	0	1	Select A <sub>IN</sub> 2
Χ	1	0	Select A <sub>IN</sub> 3
Χ	1	1	Select A <sub>IN</sub> 4
*X = D	on't Car	e	

#### AD7778

CR2	CR1	CR0	Function
0	0	0	Select A <sub>IN</sub> 1
0	0	1	Select A <sub>IN</sub> 2
0	1	0	Select A <sub>IN</sub> 3
0	1	1	Select A <sub>IN</sub> 4
1	0	0	Select A <sub>IN</sub> 5
1	0	1	Select A <sub>IN</sub> 6
1	1	0	Select A <sub>IN</sub> 7
1	1	1	Select A <sub>IN</sub> 8

**CR3-CR5:** C hannel Address L ocations. Only applicable for simultaneous sampling with the AD 7777 or AD 7778 when CR3-CR5 holds the address of the second channel to be sampled.

### AD7777

CR5	CR4	CR3	Function
Χ*	0	0	Select A <sub>IN</sub> 1
Χ	0	1	Select A <sub>IN</sub> 2
Χ	1	0	Select A <sub>IN</sub> 3
Χ	1	1	Select A <sub>IN</sub> 4
*X = D	on't Car	e	

### AD 7778

1	CR5	CR4	CR3	<b>Function</b>
1	0	0	0	Select A <sub>IN</sub> 1
1	0	0	1	Select A <sub>IN</sub> 2
1	0	1	0	Select A <sub>IN</sub> 3
1	0	1	1	Select A <sub>IN</sub> 4
	1	0	0	Select A <sub>IN</sub> 5
	1	0	1	Select A <sub>IN</sub> 6
	1	1	0	Select A <sub>IN</sub> 7
	1	1	1	Select A <sub>IN</sub> 8

**CR&** D etermines whether operation is on a single channel or simultaneous sampling on two channels. Location CR6 is a "don't care" for the AD 7776.

### CR6 Function

- Single channel operation. Channel select address is contained in locations CR0-CR2.
- T wo channels simultaneously sampled and sequentially converted. Channel select addresses contained in locations CRO-CR2 and CR3-CR5.

**CR7:** D etermines whether the device is in the normal operating mode or in the half-scale test mode.

### CR7 Function

- 0 Normal Operating Mode
- 1 Half-Scale Test Mode

In the half-scale test mode REFIN is internally connected as an analog input(s). In this mode locations CR0–CR2 and CR3–CR5 are all "don't cares" since it is REFIN which will be converted. For the AD 7777 and AD 7778, the contents of location CR6 still determine whether a single or a double conversion is carried out on the REFIN level.

**CR&** D etermines whether the device is in the normal operating mode or in the powerdown mode.

### CR8 Function

- 0 Normal Operating Mode
- 1 Powerdown Mode

In the powerdown mode all linear circuitry is turned off and the REFOUT output is weakly (5 k $\Omega$ ) pulled to AGND. The input impedance of the analog inputs and of the REFIN input remains the same in either normal mode or powerdown mode. See under Circuit D escription—Powerdown M ode.

**CR9:** D etermines whether  $\overline{BUSY}/\overline{INT}$  output flag goes low and remains low during conversion(s) or else goes low and remains low after the conversion(s) is (are) complete.

### CR9 BUSY/INT Functionality

- O utput goes low and remains low during conversion(s).
- Output goes low and remains low after conversion(s) is (are) complete.

### **ADC Conversion Start Timing**

Figure 6 shows the operating waveforms for the start of a conversion cycle. On the rising edge of  $\overline{WR}$ , the conversion cycle starts with the acquisition and tracking of the selected ADC channel,  $A_{\text{IN}}1\text{--}8$ . The analog input voltage is held 40 ns (typically) after the first rising edge of CLKIN following four complete CLKIN cycles. If  $t_{\text{D}}$  in Figure 6 is greater than 12 ns, the falling edge of CLKIN as shown will be seen as the first falling clock edge. If  $t_{\text{D}}$  is less than 12 ns, the first falling clock edge to be recognized will not occur until one cycle later.

Following the "hold" on the analog input(s), two complete CLKIN cycles are allowed for settling purposes before the MSB decision is made. The actual decision point occurs approximately 40 ns after the rising edge of CLKIN as shown in Figure 6. A further two CLKIN cycles are allowed for the second MSB decision. The succeeding bit decisions are made approximately 40 ns after each rising edge of CLKIN until the conversion is complete. At the end of conversion, if a single conversion has been requested (CR6 = 0), the  $\overline{\rm BUSY/INT}$  line changes

-6- REV. 0

state (as programmed by CR9), and the SAR contents are transferred to the first register ADCREG1. The SAR is then reset in readiness for a new conversion. If simultaneous sampling has been requested (CR6 = 1), no change occurs in the status of the  $\overline{BUSY/INT}$  output and the ADC automatically starts the second conversion. At the end of this conversion the  $\overline{BUSY/INT}$  line changes state (as programmed by CR9) and the SAR contents are transferred to the second register, ADCREG2.




Figure 6. ADC Conversion Start Timing

### Track-and-Hold

The track-and-hold (T/H) amplifiers on the analog input(s) of the AD 7776/AD 7777/AD 7778 allow the AD C to accurately convert an input sine wave of 2 V peak-peak amplitude up to a frequency of 189 kHz, the N yquist frequency of the AD C when operated at its maximum throughput rate of 378 kHz. This maximum rate of conversion includes conversion time and time between conversions. Because the input bandwidth of the track-and-hold is much greater than 189 kHz, the input signal should be band limited to avoid folding unwanted signals into the band of interest.

### **Powerdown**

The AD7776/AD7777/AD7778 can be placed in a powerdown mode simply by writing a logic high to location CR8 of the control register. The following changes are effected immediately on writing a "1" to location CR8:

- Any conversion in progress is terminated.
- If a conversion is in progress, the leading edge of  $\overline{WR}$  immediately drives the  $\overline{BUSY}/\overline{INT}$  output high.
- All the linear circuitry is turned off.
- The REFOUT output stops being driven and is weakly (5 k $\Omega$ ) pulled to analog ground.

C ontrol inputs  $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  retain their purpose while the AD 7776/AD 7777/AD 7778 is in powerdown. If no conversions are in progress when the AD 7776/AD 7777/AD 7778 is placed into the powerdown modes, the contents of the AD C registers, AD C REG 1 and AD C REG 2, are retained during powerdown and can be read as normal. On returning to normal operating mode a new conversion (or conversions, dependent on C R 6) is automatically started. On completion, the invalid conversion results are loaded into the AD C registers losing the previous valid results.

In order to achieve the lowest possible power consumption in the powerdown mode special attention must be paid to the state of the digital and analog inputs and outputs:

- Because each analog input channel sees a resistive divider to AGND, the input resistance of which does not change between normal and powerdown modes, driving the analog input signals to 0 V or as close as possible to 0 V will minimize the power dissipated in the input signal conditioning circuitry.
- Similarly, the REFIN input sees a resistive divider to AGND, the input resistance of which does not change between normal and powerdown modes. If an external reference is being used, then driving this reference input to 0 V or as close as possible to 0 V will minimize the power dissipated in the input signal conditioning circuitry.
- Since the REFOUT pin is pulled to AGND via, typically, a 5  $k\Omega$  resistor, any voltage above 0 V that this output may be pulled to by external circuitry will dissipate unnecessary power.
- D igital inputs  $\overline{CS}$ ,  $\overline{WR}$  &  $\overline{RD}$  should all be held at  $V_{CC}$  or as close as possible. C L K IN should be held as close as possible to either 0 V or  $V_{CC}$ .
- $\bullet$  Since the  $\overline{\rm BUSY}/\overline{\rm INT}$  output is actively driven to a logic high, any loading on this pin to 0 V will dissipate power.

The AD7776/AD7777/AD7778 comes out of the powerdown mode when a Logic "0" is written to location CR8 of the control register. Note that the contents of the other locations in the control register are retained when the device is placed in powerdown and are valid when power is restored. However, coming out of powerdown provides an opportunity to reload the complete contents of the control register without any extra instructions.

REV. 0 -7-

### Microprocessor Interfacing Circuits

The AD7776/AD7777/AD7778 family of ADCs is intended to interface to DSP machines such as the ADSP-2101, ADSP-2105, the TMS320 family and microcontrollers such as the 80C196 family.

Figure 7 shows the AD7776/AD7777AD7778 interfaced to the TM S320C10 @ 20.5 MHz and the TM S320C14 @ 25 MHz. Figure 8 shows the interface with the TM S320C25 @ 40 MHz. Note that one wait state is required with this interface. The ADSP-2101-50 and the ADSP-2105-40 interface is shown in Figure 9. One wait state is required with either of these machines.




Figure 7. AD7776/AD7777/AD7778 to TMS320C10 and TMS320C14 Interface




Figure 8. AD7776/AD7777/AD7778 to TMS320C25 Interface

Figure 10 shows the interface with the 80C 196K B @ 12 M H z and the 80C 196K C @ 16 M H z. One wait state is required with the 16 M H z machine. The 80C 196 is configured to operate with a 16-bit multiplexed address/data bus.

T able I gives a truth table for the AD 7776/AD 7777/AD 7778 and summarizes their microprocessor interfacing features. Note that a read instruction to any of the devices while a conversation is in progress will immediately stop that conversion and return unreliable data over the data bus.




Figure 9. AD7776/AD7777/AD7778 to ADSP-2101 and ADSP-2105 Interface




Figure 10. AD7776/AD7777/AD7778 to 80C196 Interface

-8- REV. 0

### Table I. AD7776/AD7777/AD7778 Truth Table for Microprocessor Interfacing

CS	$\overline{ ext{RD}}$	WR	DB0-DB9	Function/Comments
1	Χ*	Χ*	H igh Z	Data Port High Impedance
0	1	T.	CR Data	Load control register (CR) data to control register and start a conversion.
0	T	1	ADC Data	ADC data placed on data bus. Depending upon location CR6 of the control register, one or two Read instructions will be required.
				If CR6 is low, i.e., single channel conversion selected, a read instruction returns the contents of ADCREG1. Succeeding read instructions continue to return the contents of ADCREG1.
				If CR6 is high, i.e., simultaneous sampling (double conversion) selected, the first read instruction returns the contents of ADCREG1 while the second read instruction returns the contents of ADCREG2. A third read instruction returns ADCREG1 again, the fourth ADCREG2, etc.

<sup>\*</sup>X = Don't Care

### **DESIGN INFORMATION**

### **Layout Hints**

Ensure that the layout for the printed circuit board has the digital and analog grounds separated as much as possible. Take care not to run any digital track alongside an analog signal track. Guard (screen) the analog input(s) with RTN.

Establish a single point analog ground separate from the logic system ground and as close as possible to the AD 7776/AD 7777/AD 7778. Both the RTN and AGND pins on the AD 7776/AD 77778 and all other signal grounds should be connected to this single point analog ground. In turn, this star ground should be connected to the digital ground at one point only—preferably at the low impedance power supply itself.

Low impedance analog and digital power supply common returns are important for correct operation of the devices, so make the foil width for these tracks as wide as possible.

In order to ensure a low impedance +5 V power supply at the actual V  $_{\text{CC}}$  pin, it will be necessary to employ bypass capacitors from the pin itself to D G N D . A 4.7  $\mu\text{F}$  tantalum capacitor in parallel with a 0.1  $\mu\text{F}$  ceramic capacitor is sufficient.

### **ADC Corruption**

Executing a read instruction to the AD 7776/AD 7777AD 7778 while a conversion is in progress will immediately halt the conversion and return invalid data over the data bus. The  $\overline{\rm BUSY}/\overline{\rm INT}$  output pin should be monitored closely and all read instructions to the AD 7776/AD 7777AD 7778 prevented while this output shows that a conversion is in progress.

Executing a write instruction to the AD 7776/AD 7777AD 7778 while a conversion is in progress immediately halts the conversion, the falling edge of  $\overline{WR}$  driving the  $\overline{BUSY}/\overline{INT}$  output high. The analog input(s) is sampled as normal and a new conversion sequence (dependent upon CR6) is started.

#### **ADC Conversion Time**

Although each conversion takes only 14 CLKIN cycles, it can take between 4.5 to 5.5 CLKIN cycles to acquire the analog input(s) after the  $\overline{WR}$  input goes high and before any conversions start.

### TERMINOLOGY Relative Accuracy

# For the AD 7776, AD 7777 and AD 7778, relative accuracy or endpoint nonlinearity is the maximum deviation, in LSBs, of the AD C's actual code transition points from a straight line drawn between the endpoints of the AD C transfer function.

### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified maximum differential nonlinearity of  $\pm 1$  LSB ensures no missed codes.

### Bias Offset Error

For an ideal 10-bit ADC, the output code for an input voltage equal to  $V_{BIAS}$  should be midscale. The bias offset error is the difference between the actual midpoint voltage for midscale code and  $V_{BIAS}$ , expressed in LSBs.

### Bias Offset Error Match

This is a measure of how closely the bias offset errors of all channels track each other. The bias offset error match of any channel must be no further away than 10 L SBs from the bias offset error of any other channel, regardless of whether the channels are independently sampled or simultaneously sampled.

### Plus and Minus Full-Scale Error

The input channels of the ADC can be considered to have bipolar (positive and negative) input ranges, but which are referred to  $V_{\text{BIAS}}$  (or REFIN) instead of AGND. Positive full-scale error for the ADC is the difference between the actual input voltage required to produce the plus full-scale code transition and the ideal input voltage ( $V_{\text{BIAS}} + V_{\text{SWING}} - 1.5 \text{ LSB}$ ), expressed in LSBs. M inus full-scale error is similarly specified for the minus full-scale code transition, relative to the ideal input voltage for this transition ( $V_{\text{BIAS}} - V_{\text{SWING}} + 0.5 \text{ LSB}$ ). N ote that the full-scale errors for the ADC input channels are measured after their respective bias offset errors have been adjusted out.

### Plus and Minus Full-Scale Error Match

This is a measure of how closely the full-scale errors of all channels track each other. The full-scale error match of any channel must be no further away than 10 LSBs from the respective full-scale error of any other channel, regardless of whether the channels are independently sampled or simultaneously sampled.

REV. 0 \_9\_

### Short Circuit Current

This is defined as the maximum current which will flow either into or out of the REFOUT pin if this pin is shorted to any potential between 0 V and  $V_{CC}$ . This condition can be allowed for up to 10 seconds provided that the power dissipation of the package is not exceeded.

### Signal-to-Noise and Distortion Ratio, S/(N+D)

Signal-to-noise and distortion ratio, S/(N+D), is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the N yquist frequency, including harmonics but excluding dc. The value for S/(N+D) is given in decibels.

### **Total Harmonic Distortion, THD**

T otal harmonic distortion is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels. For the AD 7776/AD 7777/AD 7778, total harmonic distortion (T H D) is defined as:

$$20 \log = \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)^{1/2}}{V_1}$$

where V  $_1$  is the rms amplitude of the fundamental and V  $_2,\ V$   $_3,\ V$   $_4,\ V$   $_5$  and V  $_6$  are the rms amplitudes of the individual harmonics.

### Intermodulation Distortion, IMD

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of mfa + nfb, where m, n = 0, 1, 2, 3. Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms include (fa + fb) and (fa - fb) and the third order terms include (2 fa + fb), (2 fa - fb), (fa + 2 fb) and (fa - 2 fb).

### Channel-to-Channel Isolation

C hannel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale 100 kH z sine wave signal to any one of the input channels and monitoring the remaining channels. The figure given is the worst case across all channels.

### **DIGITAL SIGNAL PROCESSING APPLICATIONS**

In digital signal processing (DSP) application areas like voice recognition, echo cancellation and adaptive filtering, the dynamic characteristics S/(N+D), THD & IMD of the ADC are critical. The AD7776/AD7777/AD7778 are specified dynamically as well as with standard dc specifications. Because the track/hold amplifier has a wide bandwidth, an antialiasing filter should be placed on the analog inputs to avoid aliasing of high frequency noise back into the bands of interest.

The dynamic performance of the ADC is evaluated by applying a sine wave signal of very low distortion to a single analog input which is sampled at a 380.95 kHz sampling rate. A fast Fourier transform (FFT) plot or histogram plot is then generated from which the signal to noise and distortion, harmonic distortion and dynamic differential nonlinearity data can be obtained. Similarly, for intermodulation distortion, an input signal consisting of two pure sine waves at different frequencies is applied to the AD 7776/AD 7777/AD 77778.

Figure 11 shows a 2048 point FFT plot for a single channel of the AD 7778 with an input signal of 99.88 kHz. The SNR is  $58.71 \, dB$ . It can be seen that most of the harmonics are buried in the noise floor. It should be noted that the harmonics are taken into account when calculating the S/(N+D).




Figure 11. ADC FFT Plot

The relationship between S/(N+D) and resolution (n) is expressed by the following equation:

$$S/(N+D) = (6.02n + 1.76) dB$$

T his is for an ideal part with no differential or integral linearity errors. T hese errors will cause a degradation in S/(N+D). By working backwards from the above equation, it is possible to get a measure of ADC performance expressed in effective number of bits (n).

$$n(\text{effective}) = \frac{S/(N+D) (dB) - 1.76}{6.02}$$

The effective number of bits plotted vs. frequency for a single channel of the AD 7778 is shown in Figure 12. The effective number of bits is typically 9.5.




Figure 12. Effective Number of Bits vs. Frequency

### Changing the Analog Input Voltage Range


By biasing the RTN pin above AGND it is possible to change the analog input voltage range from its  $V_{BIAS} \pm V_{SWING}$  format to a more traditional 0 V to  $V_{REF}$  range. The new input range can be described as

where 0 V  $\leq$  V<sub>OFFSET</sub>  $\leq$  1 V. To produce this range the RTN pin must be biased to (REFIN - 2 V<sub>OFFSET</sub>). For instance if

RTN is tied to REFOUT then the analog input range becomes 0 V to 2 V. The fixed 2 V analog input voltage span of the ADC can range from 1 V to 3 V (RTN = 0 V) to 0 V to 2 V (RTN = 2 V), i.e., with proper biasing, an input signal range from 0.3 V to 2.3 V can be covered. Both the relative accuracy and differential nonlinearity performance remains essentially unchanged in this mode while the SNR and THD performance are typically 2 dB to 3 dB worse than standard.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



A A A A A A A A A 0.299 (7.60) 0.291 (7.39) 0.414 (10.52) 0.398 (10.10) Н Н 0.03 (0.76) 0.708 (18.02) 0.02 (0.51) 0.096 (2.44) **→** 0.01 (0.254) 0.013 (0.32) 0.050 (1.27) 0.019 (0.49) 0.042 (1.067) 0.006 (0.15) 0.018 (0.457) 1. LEAD NO. 1 IDENTIFIED BY A DOT.

R-28 28-Lead Wide-Body SOIC


 LEAD NO. 1 IDENTIFIED BY A DOT.
 SOIC LEADS WILL BE EITHER TIN PLATED OF SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

REV. 0 -11-


### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

N-28 28-Lead Plastic DIP



S-44 44-Pin PQFP



-12- REV. 0